



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



Publication number: **0 566 838 A2**

(12)

## EUROPEAN PATENT APPLICATION

(21) Application number: **93102520.9**

(51) Int. Cl.<sup>5</sup>: **H01L 21/336, H01L 21/84**

(22) Date of filing: **18.02.93**

(30) Priority: **21.02.92 JP 34660/92**  
**03.08.92 JP 205836/92**

(43) Date of publication of application:  
**27.10.93 Bulletin 93/43**

(84) Designated Contracting States:  
**DE GB**

(71) Applicant: **MATSUSHITA ELECTRIC  
INDUSTRIAL CO., LTD**  
**1006, Oaza Kadoma,**  
**Kadoma-shi**  
**Osaka 571(JP)**

(72) Inventor: **Furuta, Mamoru**  
**46-2-305, Yamadaike-Higashi-machi**  
**Hirakata-shi, Osaka 573-01(JP)**


Inventor: **Kawamura, Tetsuya**  
**1-16-8-405, Higashinakaburi**  
**Hirakata-shi, Osaka 573(JP)**  
Inventor: **Yoshioka, Tatsuo**  
**19-25-304, Kourien-Higashino-cho**  
**Hirakata-shi, Osaka 573(JP)**  
Inventor: **Sano, Hiroshi**  
**46-1-207, Yamadaike-Higashi-machi**  
**Hirakata-shi, Osaka 573-01(JP)**  
Inventor: **Miyata, Yutaka**  
**2-19-14, Kitayamato**  
**Ikoma-shi, Nara 630-01(JP)**

(74) Representative: **Eisenführ, Speiser & Partner**  
**Martinistrasse 24**  
**D-28195 Bremen (DE)**

(54) **Manufacturing method of thin film transistor.**

(57) In a manufacturing method of thin film transistor, when impurity ions are introduced in a channel region between source and drain regions in a semiconductor layer, an insulator layer is formed on the semiconductor layer first. Then, impurity ions generated on high frequency discharge are introduced through the insulator layer into the semiconductor layer under a specified acceleration voltage. Then, the introduction depth of impurities and the amount of the impurities to be introduced in the channel region can be controlled or the threshold voltage of the thin film transistor can be controlled. This method can be applied to a large substrate.


*Fig. 1(a)*




*Fig. 1(b)*



*Fig. 1(c)*



*Fig. 1(d)*



EP 0 566 838 A2

## BACKGROUND OF THE INVENTION

### Field of the Invention

The present invention relates to a method for manufacturing a thin film transistor and semiconductor devices such as a liquid crystal display, an image sensor and a memory including thin film transistors.

### Description of the Prior Art

In a semiconductor device such as a liquid crystal display or an image sensor with use of thin film transistors, the control of the threshold voltage of the thin film transistor is important. Especially for an active-matrix type liquid crystal display which includes peripheral circuits, it is necessary to control the threshold voltages of p- and n-channel thin film transistors in the periphery circuits for decreasing the dissipation of electric power and for driving at a faster rate. The threshold voltage is mainly controlled by the state at the interface between the semiconductor active layer and the gate insulator layer in the thin film transistor, and it is not easy to control the threshold voltage in a wide range.

Previously, channel doping technique is used for controlling the threshold voltage of thin film transistor. In the channel doping technique, the ion implantation process is used to introduce a very small amount of impurities into a semiconductor active layer. However, the size of the ion beam is small in the prior art technique. When impurities are introduced to a substrate of large area as used for a liquid crystal display or the like, the ion beam has to scan over the large substrate, and this limits the area to be processed and the throughput of the processing. Therefore, it is difficult to adopt the ion implantation for manufacturing thin film transistors on a large substrate. Further, if the ion implantation is carried out on an insulator substrate such as a silica or glass plate, a charge up phenomenon occurs or the substrate is charged due to the implanted ions, and this lowers the precision of the implantation. Therefore, it is needed to introduce impurities while preventing the charge up of the substrate.

### SUMMARY OF THE INVENTION

An object of the present invention is to provide a method for controlling the threshold level of thin film transistor at a desired level.

In a manufacturing method of thin film transistor, when impurity ions are introduced in the channel region between the source and drain regions, first an insulator layer is formed on a non-monocrystalline thin film of semiconductor material.

Then, impurity ions generated on high frequency discharge are introduced through the insulator layer into the semiconductor layer under a specified acceleration voltage. Then, the introduction depth of impurities and the amount of the impurities to be introduced in the channel region can be controlled or the threshold voltage of the thin film transistor can be controlled. That is, the impurities are introduced without using mass separation of the ions. In order to improve the controllability of the threshold voltage, the acceleration voltage on the introduction into the non-monocrystalline thin film is preferably 80 kV or less or the dose of the impurity ions for controlling the valence electrons is preferably  $5 \times 10^{15}$  ion/cm<sup>2</sup> or less.

An advantage of the present invention is that ions can be introduced into the channel region of the thin film transistor on a large substrate.

### BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and features of the present invention will become clear from the following description taken in conjunction with the preferred embodiments thereof with reference to the accompanying drawings, and in which:

Figs. 1(a) - (d) are sectional views for illustrating an example of a first embodiment a manufacturing method of a top gate type thin film transistor;

Fig. 2 is a graph of the distribution of the implanted ions;

Figs. 3(a) - (c) are sectional views for illustrating a manufacturing method of a first example of a second embodiment of a bottom gate type thin film transistor;

Fig. 4 is a graph of the distribution of the boron density along A-B line in Fig. 3(c); and

Figs. 5(a) - (d) are sectional views for illustrating a manufacturing method of a second example of the second embodiment of a bottom gate type thin film transistor.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the drawings, wherein like reference characters designate like or corresponding parts throughout the several views, embodiments of the present invention are explained below.

In order to solve the above-mentioned problems, a technique called as ion doping or ion shower doping is adopted in the present invention (refer IEEE Electron Devices Letters, Vol. 9, No. 2, 1988, 90 - 93 on the technique). A gas including impurities to be introduced as constituent elements thereof is ionized by using high frequency discharge, and the ionized impurities to be introduced

in a sample are all accelerated at a specified acceleration voltage. In the present invention, generated ions are all introduced into a sample without using mass separation of the generated ions as in the prior art ion implantation. Because mass production is not needed, the size of ion beam can be increased as large as the size of the ion generator. Thus, the ion beam size can be increased remarkably larger than that in the prior art, and the impurities can be introduced over a large substrate at a fast rate.

Figs. 1(a) - (d) illustrate a manufacturing method of a top gate type n-channel thin film transistor of an embodiment according to the present invention. As shown in Fig. 1(a), a polycrystalline silicon thin film 12 of 100 nm thickness is formed first on a transparent substrate (glass substrate) 11. Next, the polycrystalline silicon 12 is etched to form an island as shown in Fig. 1(b), and a silicon oxide thin film 13 of 200 nm thickness is formed as a gate insulator layer. Then, boron is introduced in the polycrystalline silicon thin film 12 for the channel region near the interface between the insulator layer 13 and the polycrystalline silicon thin film 12 with the ion doping technique wherein ions are generated by decomposing  $B_2H_6$  gas on the high frequency discharge without using mass separation of generated ions. At the decomposition of the  $B_2H_6$  gas, ions of boron hydrides such as  $BH_x$  and  $B_2H_x$  and hydrogen ions are generated as well as boron ions, and they are introduced in the sample. On introducing boron in the polycrystalline silicon thin film 12, the acceleration voltage is 30 kV, and the total dose of boron is  $1 \times 10^{14}$  ions/cm<sup>2</sup>.

Fig. 2 shows two examples of the distribution of boron density in the depth direction after boron is introduced in a monocrystalline silicon substrate with the ion doping technique and with the ion implantation technique (comparison example) in conditions of 40 kV of acceleration voltage and  $5 \times 10^{15}$  ions/cm<sup>2</sup> of dose of boron. The abscissa represents the depth from the surface of the substrate, while the ordinate represents the boron (impurity) concentration. In case of ion doping,  $B_2H_x$  ions can be generated mainly from  $B_2H_6$  gas, and a sharp impurity concentration distribution can be realized. For example, if the impurity concentration to be introduced in the channel region is  $1 \times 10^{18}$  ions/cm<sup>3</sup> of boron, an insulator layer of 210 nm thickness (refer point A in Fig. 2) is needed to hinder the impurities in the ion doping technique, whereas that of 350 nm thickness (refer point B in Fig. 2) is needed in the ion implantation technique. Thus, by using the ion doping technique, the thickness of an insulator layer (the gate insulator layer 22 in the present embodiment) needed for the introduction of impurities can be decreased when the same concentration of impurities is introduced,

and the characteristics of a device including the thin film transistor can be improved.

As shown in Fig. 1(c), after the activation annealing of the introduced boron is performed at 400 °C for 60 minutes, a gate electrode 14 of chromium of 100 nm thickness is formed on the gate insulator layer 13. Next, phosphor ions are generated by decomposing  $PH_3$  gas by using the high frequency discharge, and they are introduced with use of the gate electrode 14 as a mask into the source and drain regions 14b in the polycrystalline silicon thin film 12 at a high concentration, in the conditions of the acceleration voltage of 80 kV and the dose of the total amount of the impurity ions of  $3 \times 10^{15}$  ions/cm<sup>2</sup>. The source and drain regions 14b are formed with self-alignment. Thus, a region between the source and drain regions 14b becomes a channel region 14a eventually. Next, the impurity activation annealing of the source and drain regions 14b are performed. Then, as shown in Fig. 1(d), an inter-layer insulator layer 15 is formed, and contact holes for the source and drain regions 14b are opened. Next, hydrogen plasma treatment is carried out to deactivate dangling bonds in the polycrystalline silicon thin film 12 to form the source and drain regions 14b. Finally, source and drain electrodes 16 are formed through the openings, to complete a thin film transistor.

A characteristic of the present embodiment is that the impurities are introduced into the channel region 14a for the control of the threshold voltage of the thin film transistor during the manufacturing process, as shown in Fig. 1(c). The threshold voltage can be controlled at a desired value by changing the channel doping conditions (acceleration voltage or the total dose of impurities to be introduced). In the present embodiment, the threshold voltage can be changed by 5 V in the ion doping conditions of the acceleration voltage of 35 kV and the dose of boron of  $1 \times 10^{14}$  ions/cm<sup>2</sup>.

Though the channel doping step is performed after forming the gate insulator layer 13 as shown in Fig. 1(b) in the present embodiment, the sequence of the steps is not limited at the above-mentioned one, and a similar advantage can be obtained when the channel doping step is included during the manufacturing process of thin film transistor. Further, the threshold voltage of thin film transistor can be controlled without using the channel doping step if the film thickness of the gate electrode 14 is so thin as to reduce the hinderance of the gate electrode 14 against the ions on forming the source and drain regions 14b, and ions are introduced in the channel region between the source and drain regions 14b to change the concentration difference between the source and drain regions 14b.

Though an n-channel thin film transistor is manufactured in the above-mentioned embodiment, a p-channel thin film transistor can also be manufactured by using appropriate species of impurities.

By using the ion source, the ion beam size is determined only by the size of the ion source, and the introduction to a substrate of wide area becomes easy by enlarging the size of the ion source. Further, the cost of manufacturing can be reduced by the reduction of the cost of the apparatus and the improvement of the throughput.

Next, an example of a second embodiment of a manufacturing method of a bottom gate type thin film transistor is explained below with reference to Figs. 3(a) - (c). As shown in Fig. 3(a), a gate electrode 21 made of chromium of 100 nm thickness is formed first on a transparent substrate (glass substrate) 20, and a gate insulator layer 22 of silicon nitride of 400 nm thickness and an amorphous silicon thin film of 50 nm thickness are formed successively on the gate electrode 21 in vacuum with a plasma chemical vapor deposition process (PCVD). Then, the amorphous silicon thin film is crystallized by using the thermal annealing at about 600 °C to form a polycrystalline silicon thin film 23 as a semiconductor active layer. Then, after a doping mask 24 is formed on the polycrystalline silicon thin film 23, ions of impurities (phosphor in this case) are introduced into source and drain regions in the polycrystalline silicon thin film 23 with an ion doping apparatus. That is,  $\text{PH}_3$  gas is decomposed on high frequency discharge to generate phosphor ions, and the generated ions are introduced in the source and drain regions 24a, without mass separation, as shown in Fig 3(b). The conditions for forming the source and drain regions 24a are as follows: 20 kV of acceleration voltage, and  $1 \times 10^{15}$  ions/cm<sup>2</sup> of total dose of phosphor. Impurities are not introduced into a channel region 24b below the mask 24 between the source and drain regions 24a. After the activation annealing of the implanted impurities, the polycrystalline silicon is etched to form an island pattern, then the source and drain electrodes 25, 26 are formed on the source and drain regions, as shown in Fig. 3(b).

Next, as shown in Fig. 3(c), a passivation layer 27 of silicon oxide of 200 nm thickness is formed. After the plasma treatment in the hydrogen plasma to deactivate the dangling bonds in the polycrystalline silicon thin film 23, boron is introduced for the control of the threshold voltage from above the passivation layer 27 of insulator into the semiconductor active layer 23 to form a channel region 24b between the source and drain regions 24a. The introduced boron is activated in the conditions of 400 °C for 60 minutes, and a thin film transistor is completed. An ion doping apparatus is used to introduce boron ions for the control of the threshold

voltage, and  $\text{B}_2\text{H}_6$  gas is decomposed on high frequency discharge and the generated ions are introduced in the sample without mass separation. The conditions for the control of the threshold voltage is as follows: 35 kV of acceleration voltage, and  $1 \times 10^{14}$ /cm<sup>2</sup> of dose. Thus, a thin film transistor is completed.

Fig. 4 shows an example of the impurity distribution after boron is introduced for the control of the threshold voltage along the A-B line displayed in Fig. 3(c). Because the impurities are introduced through the silicon oxide layer 27, most of the impurities remain in the inactive state in the silicon oxide layer 27, and only a very small amount at the tail of the impurity distribution is introduced into the active layer 23 (refer the hatched area in Fig. 4). Thus, the above-mentioned method makes it possible to control the very small amount of impurities beyond the control limit of the ion doping apparatus. Further, the damages at the interface between the polycrystalline silicon 23 and the silicon nitride (gate insulator layer) 22 caused by the ion implantation in the prior art method can be suppressed and the characteristics of thin film transistor can be improved. It is to be noted that the amount of impurities to be introduced in the active layer 23 can be controlled at a desired level by controlling the acceleration voltage and the film thickness of the insulator layer 27. It is found that silicon oxide film is the best as the insulator layer for the control of threshold voltage.

By using the above-mentioned manufacturing method, the threshold voltage of thin film transistor of bottom gate structure can be controlled by changing the introduction conditions of boron. Further, most of the impurities are deactivated in the silicon oxide thin film, and only a tail portion of the impurity distribution is introduced into the active layer. Therefore, the implantation depth into the active layer can be controlled at a desired value by the acceleration voltage on the ion doping and the thickness of the insulator layer on the thin film transistor. In the channel doping conditions according to the example, the threshold voltage varies by about 5 volts.

Further, in the example shown in Figs. 3(a) - (c), thermal annealing is used for crystallizing and for activating the introduced impurities. However, similar advantages can be realized with laser anneal or rapid thermal annealing (PTA process). When a laser is used, after the impurities are introduced into the source and drain regions, the crystallization of the semiconductor active layer can be performed at the same time as the activation of the impurities in the source and drain regions. Thus, the manufacturing process can be simplified.

Though the manufacturing method of n-channel thin film transistor is explained above, a p-channel thin film transistor can also be manufactured similarly.

Next, a second example of the second embodiment of the manufacturing method of bottom gate type thin film transistor is explained below with reference to Figs. 5(a) - (d). As shown in Fig. 5(a), a gate electrode 31 made of chromium of 100 nm thickness is formed first on a transparent substrate (glass substrate) 30, and a gate insulator layer 32 of silicon nitride of 400 nm thickness and a polycrystalline silicon thin film of 50 nm thickness as a semiconductor active layer 33 are formed successively on the gate electrode 31 in vacuum with a plasma chemical vapor deposition process (PCVD). Then, after an island of the polycrystalline silicon thin film is formed, a passivation insulator layer 34 of silicon oxide of 200 nm thickness is formed. Next, as shown in Fig. 5(b), boron ions are introduced through the passivation insulator layer 34 into the semiconductor active layer 33 to control the threshold voltage. The ions of impurities for the control of the threshold voltage is introduced with an ion doping apparatus. That is,  $B_2H_6$  gas is decomposed on high frequency discharge to generate boron ions, and the generated ions are introduced in the sample, without mass separation of the generated ions. The conditions for the threshold voltage control are as follows: 35 kV of acceleration voltage, and  $1 \times 10^{14}$  ions/cm<sup>2</sup> of dose.

Next, as shown in Fig. 5(c), a doping mask 35 is formed with a photoresist, and impurities (boron) are introduced into the source and drain regions 36b. The region between the source and drain regions 36b becomes a channel region 36a eventually. The ion doping apparatus is used to introduce the boron ions, and  $B_2H_6$  gas is decomposed on high frequency discharge and the generated ions are introduced into the source and drain regions 36b without mass separation. The conditions for forming the source and drain regions are as follows: 60 kV of acceleration voltage, and  $5 \times 10^{15}$  ions/cm<sup>2</sup> of total dose of impurities. By using the above-mentioned conditions, the threshold voltage can be changed by 5 volts.

After the activation annealing of the impurities at 400 °C for 60 minutes, contact holes are formed in the passivation layer 34. Then, the plasma treatment is performed to deactivate the dangling bonds in the polycrystalline silicon thin film in the hydrogen plasma, and the source and drain electrodes 37 are formed in the contact holes as shown in Fig. 5(d), to complete a thin film transistor.

Further, in the second example explained above, thermal annealing is used for crystallizing and for activating the implanted impurities. However, laser annealing or rapid thermal annealing

(PTA process) can also be used. When a laser is used, after the impurities are introduced into the source and drain regions, the crystallization of the semiconductor active layer can be performed at the same time as the activation of the impurities in the source and drain regions. Thus, the manufacturing process can be simplified.

Though the manufacturing method of n-channel thin film transistor is explained above, a p-channel thin film transistor can be manufactured similarly. The order of the steps in the example can be changed. For example, similar advantages can be obtained if the steps shown in Figs. 5(b) and (c) are exchanged. Further, similar advantages can be obtained even if the step shown in Fig. 5(b) is omitted and impurities can be introduced after the step shown in Fig. 5(d) by using the conditions mentioned with reference to Fig. 5(b).

The threshold voltage of the thin film transistor can be controlled at a desired value according to the present invention. Because the ion doping process needs no mass separation of generated ions, the cost of the apparatus is reduced. Further, because it can be applied to a wide area and a high throughput is possible, the manufacturing cost can be reduced.

By setting the thickness of the insulator layer above the active layer of the thin film transistor suitably, doping of very sharp distribution can be realized without damaging the interface between the channel region and gate insulator layer. Because most of the introduced ions is inactive in the insulator layer and only a very small amount of the implanted ions arrive to the active layer, the implantation at a dose much larger than realized previously becomes possible, and the controllability of the threshold voltage can be improved. The cost of the apparatus is reduced by sharing the apparatus commonly in the steps for introducing impurity ions.

In the present invention, by introducing a very small amount of ionized impurities from above the insulator layer into the semiconductor layer to control the threshold voltage, most of the implanted impurities lose an energy in the insulator layer to stop and to be deactivated electrically. Thus, only a portion of the impurities at the tail of the impurity profile is introduced into the semiconductor active layer. Further, the film thickness of the insulator layer can be changed. Then, the depth of the impurity distribution and the amount of the impurities can be controlled at desired values.

Although the present invention has been fully described in connection with the preferred embodiments thereof with reference to the accompanying drawings, it is to be noted that various changes and modifications are apparent to those skilled in the art. Such changes and modifications are to be

understood as included within the scope of the present invention as defined by the appended claims unless they depart therefrom.

# Claims

1. A method for manufacturing a thin film transistor, comprising the steps of:
  - forming a non-monocrystalline thin film of a semiconductor material on a substrate;
  - forming a first insulator layer on the non-monocrystalline film and the substrate;
  - introducing ions of impurities through the first insulator layer into the non-monocrystalline thin film under a specified acceleration voltage whereby the ions introduced in the non-monocrystalline thin film control the threshold voltage of the thin film transistor;
  - forming a gate electrode on the first insulator layer;
  - forming source and drain regions in the non-monocrystalline thin film by introducing impurities for the source and drain regions;
  - forming a second insulator film on the gate electrode and the first insulator film; and
  - forming source and drain electrodes connected electrically to the source and drain regions.
2. The method according to Claim 1, wherein said source and drain regions are introduced into said non-monocrystalline thin film through said first insulator layer by using said gate electrode as a mask.
3. The method according to Claim 1, wherein said second insulator layer formed on said non-monocrystalline thin film is made of silicon oxide.
4. The method according to Claim 1, wherein the ions to be introduced into said non-monocrystalline thin film are generated by decomposing a gas with high frequency discharge.
5. The method according to Claim 4, wherein said gas includes boron.
6. The method according to Claim 4, wherein said gas includes phosphor.
7. The method according to Claim 1, wherein said acceleration voltage is 80 kV or less.
8. The method according to Claim 1, wherein the dose of the impurity ions for said non-monocrystalline thin film is  $5 \cdot 10^{15}$  ions/cm<sup>2</sup> or less.

9. The method according to Claim 1, wherein said non-monocrystalline thin film is made of polycrystalline silicon.
10. A method for manufacturing a thin film transistor comprising the steps of:
  - forming a gate electrode on a substrate;
  - forming a first insulator layer on the gate electrode and the substrate;
  - forming a non-monocrystalline thin film on a first insulator layer above the gate electrode;
  - forming source and drain regions in the non-monocrystalline thin film by introducing impurities for the source and drain regions;
  - forming a second insulator layer on the non-monocrystalline thin film; and
  - introducing ions of impurities for forming a channel region between the source and drain regions in the non-monocrystalline thin film through the second insulator layer into the non-monocrystalline thin film under a specified acceleration voltage whereby the ions introduced in the non-monocrystalline thin film control the threshold voltage of the thin film transistor.
11. The method according to Claim 10, wherein said ions of impurities for forming said source and drain regions are introduced by using a mask formed on said non-monocrystalline thin film, wherein the source and drain regions are formed in a self-alignment condition by using the mask, and said ions of impurities for forming said channel region are introduced after the mask is removed.
12. The method according to Claim 10, wherein said step of forming said source and drain regions is performed by using a mask formed on said non-monocrystalline thin film above said gate electrode after said ions for forming said channel region are introduced into the thin film transistor.
13. The method according to Claim 10, wherein said second insulator layer formed on said non-monocrystalline thin film is made of silicon oxide.
14. The method according to Claim 10, wherein the ions to be introduced into said non-monocrystalline thin film are generated by decomposing a gas with high frequency discharge.
15. The method according to Claim 14, wherein said gas includes boron.

16. The method according to Claim 14, wherein said gas includes phosphor.

17. The method according to Claim 10, wherein said acceleration voltage is 80 kV or less.

5

18. The method according to Claim 10, wherein the dose of the impurity ions for said channel region is  $5 \cdot 10^{15}$  ions/cm<sup>2</sup> or less.

10

19. The method according to Claim 10, wherein said non-monocrystalline thin film is made of polycrystalline silicon.

15

20

25

30

35


40

45


50

55


*Fig. 1(a)*




*Fig. 1(b)*




*Fig. 1(c)*




*Fig. 1(d)*






*Fig. 2*

*Fig. 3(a)*



*Fig. 3(b)*



*Fig. 3(c)*







Fig. 4




*Fig. 5(a)*



*Fig. 5(b)*



*Fig. 5(c)*



*Fig. 5(d)*

